Berkeley Design Automation

Results: 35



#Item
11Advanced encoding of programs CS294: Program Synthesis for Everyone Ras Bodik Emina Torlak  Division of Computer Science

Advanced encoding of programs CS294: Program Synthesis for Everyone Ras Bodik Emina Torlak Division of Computer Science

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 2012-09-09 10:02:45
12Berkeley Design Automation Statistical Process Corners for Nm-Scale AMS GSA AMS Working Group November 14, 2012

Berkeley Design Automation Statistical Process Corners for Nm-Scale AMS GSA AMS Working Group November 14, 2012

Add to Reading List

Source URL: www.gsaglobal.org

Language: English - Date: 2014-01-22 10:43:04
13Defeating UCI: Building Stealthy and Malicious Hardware Cynthia Sturton University of California, Berkeley  Matthew Hicks

Defeating UCI: Building Stealthy and Malicious Hardware Cynthia Sturton University of California, Berkeley Matthew Hicks

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 2015-01-21 19:48:40
141  Scalable Min-Register Retiming Under Timing and Initializability Constraints Aaron P. Hurst, Alan Mishchenko, and Robert K. Brayton University of California, Berkeley

1 Scalable Min-Register Retiming Under Timing and Initializability Constraints Aaron P. Hurst, Alan Mishchenko, and Robert K. Brayton University of California, Berkeley

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-04-03 12:04:29
15Large-Scale Hardware Simulation: Modeling and Verication Strategies Douglas W. Clark 1

Large-Scale Hardware Simulation: Modeling and Veri cation Strategies Douglas W. Clark 1

Add to Reading List

Source URL: inst.eecs.berkeley.edu

Language: English - Date: 2005-08-12 16:55:44
16Scalable Logic Synthesis using a Simple Circuit Structure Alan Mishchenko Robert Brayton  EECS Department, University of California, Berkeley, CA 94720

Scalable Logic Synthesis using a Simple Circuit Structure Alan Mishchenko Robert Brayton EECS Department, University of California, Berkeley, CA 94720

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2006-05-01 19:34:13
17SAT-Based Complete Don’t-Care Computation for Network Optimization Alan Mishchenko and Robert K. Brayton Department of EECS University of California, Berkeley {alanmi, brayton}@eecs.berkeley.edu

SAT-Based Complete Don’t-Care Computation for Network Optimization Alan Mishchenko and Robert K. Brayton Department of EECS University of California, Berkeley {alanmi, brayton}@eecs.berkeley.edu

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2004-12-03 17:46:16
18SAT-Based Complete Don’t-Care Computation for Network Optimization Alan Mishchenko Department of EECS University of California, Berkeley [removed]

SAT-Based Complete Don’t-Care Computation for Network Optimization Alan Mishchenko Department of EECS University of California, Berkeley [removed]

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2004-04-30 02:47:03
19Applying Logic Synthesis for Speeding Up SAT Niklas Een, Alan Mishchenko, Niklas S¨ orensson Cadence Berkeley Labs, Berkeley, USA. EECS Department, University of California, Berkeley, USA. Chalmers University of Technol

Applying Logic Synthesis for Speeding Up SAT Niklas Een, Alan Mishchenko, Niklas S¨ orensson Cadence Berkeley Labs, Berkeley, USA. EECS Department, University of California, Berkeley, USA. Chalmers University of Technol

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-03-20 02:33:25
20Scalably-Verifiable Sequential Synthesis Robert Brayton Alan Mishchenko  Department of EECS, University of California, Berkeley

Scalably-Verifiable Sequential Synthesis Robert Brayton Alan Mishchenko Department of EECS, University of California, Berkeley

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-10-02 14:31:33